-
Mar. 12, 2002 -
Verification gets no respect, panel says
-
Mar. 11, 2002 -
3DSP and CoWare Partner to Strengthen Design Processes and High-Level Verification for Multi-Core DSP SoC Solutions
-
Feb. 19, 2002 -
ARM ATAP Program Grows to 29 Members and More Than 2,900 Engineers
-
Feb. 18, 2002 -
Mentor Graphics Introduces SpeedGate Direct System
Verification Environment for Rapid ASIC Prototyping
-
Mar. 11, 1999 -
Japan urged to address system-on-a-chip, IP issues
-
Mar. 24, 1999 -
IP99: Synopsys aims to make design reuse practical
-
Apr. 08, 1999 -
HDLCon: Keynoter calls for better system-on-chip tools
-
Aug. 18, 1999 -
ARM adds memory to synthesizable core <FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>
-
Sep. 13, 1999 -
Industry heavyweight joins Intellitech Corporation as Chief Technology Officer <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
-
Nov. 01, 1999 -
Synopsys and Mentor Graphics Release "OpenMORE" Reference Program for Evaluating IP Design Reuse and Verification
-
Nov. 01, 1999 -
Logic Corporation introduces open standard ZSP400 digital signal processor core
-
Nov. 01, 1999 -
Synopsys and ARM Team to Deliver Industry's First Mixed-Language Solution for Secure, Portable IP Models
-
Nov. 01, 1999 -
LSI Logic Corporation Introduces Open Standard ZSP400 Digital Signal Processor Core
-
Nov. 03, 1999 -
DSP Group and VLSI Technology announce first silicon of the powerful PalmDSPCore Digital Signal Processor
-
Nov. 15, 1999 -
Cadence offers IP service, signs Oki as customer
-
Nov. 21, 1999 -
Aristo Signs Second Graphics Design Company Gigapixel Adopts IC Wizard for Block-based Design
-
Nov. 22, 1999 -
Cadence launches library vendor program to advance COTS design
-
Nov. 22, 1999 -
STMicroelectronics and Synopsys Announce Partnership To Develop Industry-Standard Tool Platform for Design Reuse
-
Dec. 03, 1999 -
Avant! to Acquire Analogy, Inc.
-
Dec. 06, 1999 -
STMicroelectronics and Synopsys Partner to Develop Next-Generation, C-Based System Level Design Solution for Complex Systems on a Chip
-
Dec. 16, 1999 -
Cadence Methodology Powers Samsung Electronics' Advanced SOC Design Environments
-
Jan. 10, 2000 -
Cadence adds system-level design tool to EDA flow
-
Jan. 25, 2000 -
CoWare to Enter Licensing and Technical Support Agreement with Sony To Speed Chip Design for Sony's Next-Generation AV-IT Products
-
Feb. 14, 2000 -
Silterra Selects Avant! as Provider of Intellectual Property Cell Libraries
-
Feb. 21, 2000 -
Quickturn Partners With Simutech to Develop Next-Generation System-On-Chip Rapid Prototyping Solutions
-
Mar. 01, 2000 -
CoWare N2C Version 2.1 Enhances Simulation Performance and Accuracy
-
Mar. 06, 2000 -
Design VERIFYer 3.0 Increases Avant!'s Lead in Formal Equivalence Checking
-
Mar. 06, 2000 -
Pivotal Technologies receives major customer win from Texas Instruments
-
Mar. 20, 2000 -
SoC Design Productivity Enhancement from YXI: XE Tool Suite version 1.3
-
Mar. 20, 2000 -
Synopsys' move to free libraries may rattle IP market
-
Mar. 20, 2000 -
Xilinx and Qualis Partner to Develop Internet-enabled Design Reuse Methodology for ASIC and FPGA Designers
-
Mar. 20, 2000 -
OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
-
Mar. 20, 2000 -
OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
-
Mar. 21, 2000 -
Fujitsu climbs Web-based design learning curve
-
Mar. 23, 2000 -
Design reuse requires culture change, IP developers say
-
Mar. 27, 2000 -
Monterey Design Systems announces physical design prototyping tool for design closure of ASIC and ASSP designs
-
Mar. 30, 2000 -
Cadence Selects inSilicon Technology for System-on-Chip Design Services
-
Apr. 03, 2000 -
IKOS Systems and CoWare Announce Strategic Partnership to Link System-level Design and Design Verification
-
Apr. 10, 2000 -
Date yields testimonials and processor cores
-
May. 01, 2000 -
Avant! Offers No Cost and Royalty Free Libra-Visa Libraries