55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Search IP
Latest News
Today on Design-Reuse.com
Intel expects to see a partnership with private equity on the spin out of its Altera FPGA business later this year. Read
TSMC is planning a 1.6nm process, called A16, for production in 2026 alongside a wafer-scale chiplet substrate and an automotive chiplet process. Read
Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety ...
The partnership aims to bolster the development and technical support of ISO 26262, the international standard for the functional safety of automotive ... Read
Partner Highlight
M31 Technology Corporation (M31), a leading global provider of silicon intellectual property (IP), announced that the M31 MIPI C/D-PHY Combo IP has obtained ... Read
Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable ...
Flex Logix® Technologies, Inc., the leading supplier of embedded FPGA (eFPGA) IP and reconfigurable DSP/SDR/AI solutions, announced that it now has over ... Read
Collaboration on AI-Driven Design Flows for Optimization and Productivity, Advancements in Photonic IC Integration, Plus Broad IP Development on TSMC ... Read
Industry Expert Blogs
Arif Khan, Cadence
Eran Briman, Weebit Nano
Calista Redmond, CEO, RISC-V International
New Products
- 1-112Gbps Integrated Laser Driver and Optical SerDes
- 55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process ...
- Ultra-Fast Baseline and Extended JPEG Decoder Core
- MEMS-based Clock Generator with On-chip Temperature Compensation ...
- Power and Ground BondPads that include CC-100IP Digital and ...
Industry Articles
-
SoC NoCs: Homegrown or Commercial Off-the-Shelf?
Andy Nightingale
Arteris -
From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
Vincenzo Liguori
Ocean Logic -
Embracing a More Secure Era with TLS 1.3
Lawrence Liu
PUFsecurity -
New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
Anton Shilov
-
Maximizing ESD protection for automotive Ethernet applications
Andreas Hardock
Nexperia -
The role of cache in AI processor design
Frank Schirrmeister
Arteris -
Time Sensitive Networking for Aerospace
CAST and Fraunhofer IPMS
-
Understanding mmWave RADAR, its Principle & Applications
Snehal Buche
eInfochips