Secure Hash Algorithm-3 (SHA-3)
DDR5/4 PHY for TSMC 16nm
10Gbps Multi-Link and Multi-Protocol PCIe 4.0 PHY IP for SMIC
32-bit PCI Bus Master/Target
JEDEC Updates JESD79-5C DDR5 SDRAM Standard: Elevating Performance and Security for Next-Gen Technologies
Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
Embracing a More Secure Era with TLS 1.3
Maximizing ESD protection for automotive Ethernet applications
Time Sensitive Networking for Aerospace
Cooking Up Better Performance for Arm-Based SoCs
A Striped Bus Architecture for Minimizing Multi-Core Interference
RISC-V: Democratizing Innovation in CPU Design
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.