Secure Hash Algorithm-3 (SHA-3)
DDR5/4 PHY for TSMC 16nm
10Gbps Multi-Link and Multi-Protocol PCIe 4.0 PHY IP for SMIC
32-bit PCI Bus Master/Target
Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
Embracing a More Secure Era with TLS 1.3
Maximizing ESD protection for automotive Ethernet applications
Time Sensitive Networking for Aerospace
Defacto SoC Compiler performance on AWS Graviton3
Challenges in Designing Automotive Radar Systems
Cooking Up Better Performance for Arm-Based SoCs
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.