Top Story
SLE’s new Interlaken IP Core is now available with more than twice the performance of the standard 60Gb/s version. This new high-speed core delivers the performance and bandwidth that new designs require, now with higher data transfer rates.
Top Story
eSilicon today announced that it has reached an agreement to license Avago Technologies' 90nm and 65nm embedded SerDes cores. The agreement allows eSilicon to offer these high performance cores as part of its custom chip development solution.
Top Story
Arteris, Inc., the leading provider of Network-on-Chip (NoC) solutions, today announced that Pixelworks, Inc. has selected Arteris’ on-chip interconnect IP solution for use in its next-generation digital video image processor products.
Top Story
Lightspeed Logic today announced that it ceased development operations on February 22, 2008. Lightspeed Logic provided mask reconfigurable logic IP and I/Os as well its patented AutoTest® architecture and its timing-driven DesignBuilder EDA tool which enabled the industry's densest and highest performance reconfigurable logic solution.
Top Story
The Arasan eMMC IP core is a fully compliant MMC v4.3 memory controller recently announced by MMCA and JEDEC. Based upon MMC v.4.1/4.2, eMMC is an architecture comprised of an embedded storage solution with MMC interface, flash memory and controller.
Top Story
Eureka Technology announced today that its Secure Digital (SD) host controller intellectual property (IP) core has been selected by Altera Corporation for use in the PARIS automotive infotainment development platform.
Top Story
The HDMI transmit IP is optimized for today's low power requirements crucial for portable and cell phone applications-supporting data rates of 1.65 Gbps per TDMS channel (approximately 5 Gbps in total) and video resolutions up to 1080p at 60Hz.
Top Story
nSys announced today the availability of Verification IP products integrated with the Open Verification Methodology (OVM) environment. The nSys Verification IPs for OVM-based environments are available for standard interfaces such as AMBA AXI, Ethernet, PCIe, SATA, and USB etc
Top Story
The new core is compatible with the ATSC 8-VSB terrestrial Standard A/53 and has been designed for use in single and multi-channel applications employing asynchronous (e.g. ASI) or synchronous (e.g. SMPTE) transport stream interfaces.
Top Story
The partnership will ensure that users of the Synplicity's High-performance ASIC Prototyping System (HAPS) can readily download and synthesize a large set of very advanced and mature IP cores from the GRLIB library.
Top Story
The development centre will provide front-end and back-end design services and IP to NEC Electronics for Application Specific Integrated Circuits (ASICs) and microcontrollers in the Digital Consumer and Automotive areas. Wipro will also work on various designs ranging from 150nm, 130nm up to 55nm.
Top Story
IMEC has completed design and tape-out of a flexible-air-interface (FLAI) baseband platform for software-defined radios (SDR). The system-on-chip (SoC) platform and its patented components with their programming environment will be licensed to industry for commercial product development as white-box intellectual property (IP).
Top Story
Together with technologies from previous acquisitions, Sonic Focus’s audio enhancement software builds on ARC’s ability to bring higher quality audio and video solutions to companies throughout the consumer electronics value chain.
Top Story
The Hantro 8190 supports H.263, H.264, MPEG-2, MPEG-4, VC-1, Sorenson Spark and VP6™ video formats, along with up to 16MP JPEG still images.
Top Story
Sonics today announced SonicsWM, a family of integrated SMART Interconnect solutions ideally suited for SoC designs that incorporate WiMax.
Top Story
The chief technology officer of intellectual property behemoth ARM Ltd. tried to convince hardware circuit designers gathered here that they should take software IP more seriously as the chip industry matures.
Top Story
ARM Holdings plc announces its unaudited financial results for the fourth quarter and full year ended 31 December 2007
Top Story
The new DesignWare USB LPM and HSIC digital controller and PHY IP reduce power consumption and area for USB-enabled chips.
Top Story
Transmeta today confirmed that it has become aware of a letter from Riley Investment Management LLC (RIM) expressing interest in seeking to acquire all of the outstanding shares of Transmeta not already owned by RIM or its affiliates for $15.50 per share in cash, subject to numerous conditions.