Top Story
Warren East, chief executive officer of ARM, has declined to name the company that has taken a multiyear architecture license for ARM's current and future technologies.
Top Story
Based on the tone of this week's conference call with industry analysts, the analyst community is simply running out of patience with China's Semiconductor Manufacturing International Corp. (SMIC).
Top Story
The Comcerto 100 provides the leading performance-power-cost profile in its class, delivering 2 Gbps at 1.7W power with two channels of voice-over-IP (VoIP). The integrated system-on-chip (SoC) features two ARM1136J-S(TM) processors, offering broadband gateway manufacturers a single-chip solution with an attractive bill-of-materials (BOM) cost.
Top Story
Gennum today announced it has acquired ASIC Architect. This acquisition accelerates Gennum's new analog and mixed-signal product introductions and complements its existing Snowbush IP
Top Story
Intel executives outlined a plan to use its chip design expertise, factory capacity, advanced manufacturing techniques and the economics of Moore’s Law to usher in a new category of highly integrated, purpose-built and Web-savvy System on Chip (SoC) designs and products.
Top Story
Synopsys today announced the availability of fully synthesizable implementations of the IBM PowerPC® 460 and cache configurable PowerPC 405 embedded microprocessor cores as components of the DesignWare® Star IP program.
Top Story
Today VMETRO announced the FusionXF FPGA development kit. FusionXF is targeted at reducing the design time and optimizing the performance of complex FPGA and PowerPC processing systems.
Top Story
First Provider of Memory Controller and PHY Solution to Support LPDDR2 in Next-Generation Mobile and Embedded Applications
Top Story
eInfochips today announced the availability of OIF (Optical Internetworking forum) compliant SPI4.2 design IP (System packet interface Level 4 Phase 2) and ITU-R BT 601 and ITU-R BT 656 compliant CCIR 656 stream generator design IP.
Top Story
Configurable Architecture Permits Rapid Deployment of Audio and Video Codec ICs Supporting MPEG-4, JPEG and H.264 Standards
Top Story
CEVA will receive the $2.5 million for the claimed underreporting, underpayment and/or unauthorized third party use of the technology rights licensed by CEVA to u-blox.
Top Story
Aeroflex Incorporated today announced the acquisition of Gaisler Research AB, a privately held company, located in Gothenburg, Sweden.
Top Story
Silicon Image today announced its ultra-low-power interface solution consisting of a VastLane(TM) SiI9206 HDMI(TM) transmitter PHY semiconductor and a companion link layer IP core for use in consumer mobile device applications.
Top Story
Chips&Media’s Boda7503 is a highly optimized decode core supports H.264, MPEG-2, MPEG-4, VC-1, RealVideo, MJPEG in addition to AVS up to HD(1080p).
Top Story
XAP5 combines the economy of a 16-bit data word with a 24-bit address space for large programs up to 16 Mbytes, which suits devices designed for data-centric communications applications in markets such as consumer, industrial and retail.
Top Story
eASIC’s Zero Mask-Charge ASIC Devices Enable Nexus Chips to Increase Performance by 2X and Reduce FPGA Power Consumption by 80% for 3D Video Applications
Top Story
Synopsys, today announced that Euphonic Technologies has achieved first-pass silicon success for its high-performance EGC601 Embedded Graphics Controller system-on-chip (SoC) utilizing Synopsys' DesignWare® IP for PCI Express.
Top Story
ARM and Carbon Design Systems announced today an agreement under which Carbon will take over future development, support and sale of the SoC Designer tool.
Top Story
BDTI analyzes HP's image enhancement IP--which it recently licensed for use in cellphone cameras--and ponders the future of cellphone cameras.
Top Story
Cash Offer for Flometrics by Mentor Graphics
Top Story
InterDigital and Nokia have agreed to end two legal actions in the English Courts.
Top Story
Designed for SoCs requiring high quality, high definition, or HQHD, video support, SonicsSX accelerates video performance and eases global integration of intellectual property cores and subsystems onto a single chip.