Top Story
EnSilica has announced a collaboration with Evatronix to offer fully featured eSi-RISC processor SoC solutions incorporating USB 1.1, 2.0 and 3.0 connectivity. The collaboration with Evatronix adds an important building block to EnSilica’s strategy of providing customers with eSi-RISC processor sub-systems complete with integrated peripherals.
Top Story
New IP cores for image scaling, video deinterlacing, and graphics acceleration are now available in the Video and Image IP core product line of semiconductor intellectual property (IP) provider CAST, Inc.
Top Story
PerfectVIPs today announced that Huawei Symantec, the newly formed joint venture, has selected PerfectVIPs’ storage verification solutions to help in the verification of their next generation product development.
Top Story
Open-Silicon announced today it has received its 20th ASIC license for the Open-Silicon Interlaken IP core. In addition, the IP has been taped out in 28nm technology and is now silicon proven at 40nm.
Top Story
Dolphin Integration launches I-Stratus-LP, the first Cache Controller with a unique architecture optimized for Low-Power. Associated with the company's Low-Power SRAM, this Cache Controller creates an “apparent NVM” with unmatched performances: up to 8 times less consuming and up to 3 times faster when compared to the sole NVM!
Top Story
Microsoft's plan to put Windows 8 on ARM will result in a fragmented set of four releases, none of which will run legacy PC apps, said Intel executives.
Top Story
Acquisition of leading silicon IP provider bolsters Xilinx's capabilities for providing 40G, 100G, 150G and beyond Interlaken, Ethernet, and High-Bandwidth Bridges to large System Vendors
Top Story
The number of IC design starts at 28-nm for foundry Taiwan Semiconductor Manufacturing Co. Ltd. is more than three times what they were at the equivalent stage in the roll out of 40-nm manufacturing processes, according to a company executive.
Top Story
Arasan announced the availability of NAND Flash Controllers supporting the newest Open NAND Flash Interface (ONFI) 3.0 specification. The Arasan ONFI 3.0 compliant NAND Flash Controller IP Core is a full featured, easy to use, synthesizable design that is easily integrated into any SoC or FPGA development.
Top Story
Synopsys today announced that its DesignWare® SATA IP solutions, including Host and Device Digital Controllers and mixed-signal PHY IP, have successfully passed the Serial ATA International Organization (SATA-IO) 6G certification.
Top Story
AuthenTec and Tilera today announced that Tilera has chosen AuthenTec’s SafeXcel embedded hardware security engines for use in its new TILE-Gx™ multicore processor family, targeting data networking, telecom and cloud datacenter servers.
Top Story
NVIDIA announced today that it has agreed to acquire Icera, a leading innovator of top-performing baseband processors for 3G and 4G cellular phones and tablets. The acquisition, for $367 million in cash, has been approved by both companies' boards of directors and is expected to be completed, subject to customary closing conditions, in approximately 30 days.
Top Story
Intel Corporation today announced a significant breakthrough in the evolution of the transistor, the microscopic building block of modern electronics.
Top Story
Cadence today announced a breakthrough in electronic design with a new suite of products that promises to cut system integration time by up to half for next-generation designs. Bringing hardware and software development closer together than ever before, the suite features four connected platforms that enable hardware-software co-design from architectural-level development through to prototyping.
Top Story
Intel, which last year surprised semiconductor industry observers by agreeing to serve as a foundry provider for programmable logic startup Achronix Semiconductor, has apparently agreed to a similar arrangement with another up-and-coming programmable logic startup, according to a reports.
Top Story
Altera, MIPS Technologies and System Level Solutions (SLS) Corporation today introduced a MIPS-Based™, FPGA-optimized soft processor for use on Altera's FPGA and ASIC devices.
Talk to us
Add your Products