Top Story
Sonics today announced Microchip Technology Inc. has licensed a number of its popular on-chip networks and memory subsystems for its award-winning 32-bit PIC32 microcontroller family.
Top Story
ARM today disclosed technical details of its new ARMv8 architecture, the first ARM architecture to include a 64-bit instruction set. ARMv8 broadens the ARM architecture to embrace 64-bit processing and extends virtual addressing, building on the rich heritage of the 32-bit ARMv7 architecture upon which market leading cores such as the Cortex™-A9 and Cortex-A15 processors are built.
Top Story
Evatronix have announced the new generation of the JPEG 2000 encoder IP core. Thanks to its innovative multi-channel single-core architecture the controller is capable of seamless processing of DCI 4K or 3D Full HD quality images at the impressive rates of 24 (DCI 4K) or 50 (3D Full HD) frames per second.
Top Story
RAD3 Communications, a Calgary-based communications intellectual property (IP) company, today announced that it has signed a definitive agreement to be acquired by PMC-Sierra, the semiconductor innovator transforming storage, optical and mobile networks.
Top Story
ARM Holdings plc announces its financial results for the third quarter and nine months ended 30 September 2011.
Top Story
Open-Silicon today announced the launch of its ARM® Center of Excellence. The new engineering group will focus on providing complete SoC development solutions for low-power chip development to the networking, telecommunications, storage and computing markets.
Top Story
While ARM is certainly making a rather big deal over its "big-little" A7/A15 core combo, its partners may not be completely sold on the idea.
Top Story
Sequans has established a technology and marketing collaboration with Fujitsu Semiconductor Limited for the purpose of providing customers with a comprehensive, high-performance LTE product offering that combines Fujitsu Semiconductor’s multimode 2G/3G/LTE RF solution with Sequans’ just-announced, next generation LTE baseband solutions.
Top Story
The Cortex-A7 processor builds on the low-power leadership established by the Cortex-A8 processor that is at the heart of many of today's most popular smartphones. A single Cortex-A7 processor delivers 5x the energy-efficiency and is one fifth the size of the Cortex-A8 processor, while providing significantly greater performance.
Top Story
ARM and TSMC today announced that they have taped out the first 20nm ARM® Cortex(TM)-A15 MPCore(TM) processor. The two companies completed the implementation from RTL to tape out in six months using TSMC's Open Innovation Platform® (OIP) 20nm design ecosystem.
Top Story
Sidense announced today that it has raised an additional $5.6 million for its Round C financing from several sources, including one new source, Ontario Emerging Technologies Fund (OETF).
Top Story
The new IP core from Xylon's logicBRICKS IP library enables designers to use industry standard graphics API and add 3D graphics to their Xilinx Zynq-7000 EPP designs
Top Story
Altera today unveiled its family of ARM-based SoC FPGAs, integrating 28-nm Cyclone® V and Arria® V FPGA fabric, a dual-core ARM® Cortex(TM)-A9 MPCore(TM) processor, error correcting code (ECC) protected memory controllers, peripherals and high-bandwidth interconnect into a single chip.
Top Story
Arasan announced today that the company continues to push the limits of production ready MIPI DSI IPs through the introduction of 1080p High-Definition Display support on its popular DSI Host and Device IP’s.
Top Story
Arguably, no other trend has so quickly swept through the IC industry and stirred up so much debate about the future of chip making as the spread of the "fab-lite" (or "asset-lite") business model, which is being embraced by a growing number of major integrated device manufacturers (IDMs) worldwide.
Top Story
Kilopass today announced that its XPM IP is integrated into a Haier Set Top Box (STB) decoder SoC targeting the global high-growth STB market. Configuration data for mixed signal components are programmed in Kilopass XPM IP for each Haier SoC during final test and can be reprogrammed once installed to accommodate wear in the mixed signal components over time.
Top Story
Through its unique, patent-pending Algorithmic Memory(TM) technology, Memoir solves the Memory Operations Per Second (MOPS) bottlenecks that are plaguing today's SoC products. The company's technology provides an order of magnitude increase in embedded memory performance.