OTP/eMTP: Ultra low power 16 bit to 2 Kbit bit NVM in 180nm Standard Logic CMOS process
2500 Base-X PCS (8b/10B)
Mobile PCI Express Gear 2 (M-PCIe) Root Port x1
Multi-Gear MIPI M-PHY Supporting DigRFv4 protocol
SoC Silicon and Software Design Cost Analysis: Costs for Higher Complexity Continue to Rise
Mentor Graphics Accelerates Verification with Emulation-Ready Verification IP for MIPI Products
AMD Unveils Server Strategy and Roadmap
A need for static and dynamic Low Power Verification
Generic DDR Behavioural Model
Design Ecosystem Collaboration... Priceless!
The Future Of Process Is Wide Open
Are DSPs Dying?
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Was this page helpful?Ask us a question or get help
Suppliers, list your IPs for free.