Top Story
Highlighting the processor intellectual property (IP) market as a growth opportunity for the semiconductor industry, The Linley Group today noted that chip designers will continue to reduce cost and time-to-market by purchasing third-party IP instead of developing the technology in-house and forecasts the market will more than double by 2012.
Top Story
Perfectus Technology today announced the availability of SuperSpeed USB Verification IP (VIP) product based on the USB 3.0 protocol. The SuperSpeed USB VIP was tested to work in the Mentor Graphics Questa® Verification Platform.
Top Story
The DesignWare® DDR PHY signal integrity service examines the entire memory subsystem extending far beyond the DDR PHY to help ensure the robustness of the electrical signaling within the system. If necessary, the service offers recommendations for improved performance.
Top Story
Denali today announced that NextIO, the premier provider of next-generation I/O solutions, has successfully utilized PureSpec™ verification IP (VIP) to verify compliance with the latest PCI Express 2.0 Multi-Root-I/O Virtualization (IOV) protocol specifications and validate interoperability on their new generation N1400-PCM High-Speed Switch Module.
Top Story
ARM today announced the ARM® Cortex™-M0 processor, the smallest, lowest power and most energy-efficient ARM processor available. The Cortex-M0 processor, which consumes as little as 85 microwatts/MHz (0.085 milliwatts) in an area of under 12K gates when using the ARM 180ULL cell library, builds on the unrivaled expertise of ARM as a leader in low-power technology and a key enabler for the creation of ultra low-power devices.
Top Story
It's time to shift the thought paradigm from "What fabs do I have today, and how do I fill them?" to "What fab base do I need five years from now and how do I get there?"
Top Story
CEVA announced today that BDTI has published certified results for the 32-bit CEVA-TeakLite-III DSP core on its BDTI DSP Kernel Benchmarks™. The CEVA-TeakLite-III achieved highest DSP Area Efficiency and highest DSP Energy Efficiency of all processors in its class certified by BDTI using this benchmark suite.
Top Story
SafeNet today announced that its silicon-proven SafeXcel IP will add security capabilities to the Texas Instruments (TI) Incorporated OMAP4 platform.
Top Story
ARM today announced that the world’s first ARM processor produced on 32nm High-K Metal Gate (HKMG) process technology will be shown at Mobile World Congress, Barcelona. It is the first ever 32nm Cortex™ family processor core, built with ARM Physical IP, on a test chip from the IBM Common Platform in its 32nm High-K metal gate (HKMG) process.
Top Story
Eureka Technology and Dolphin Technology today announced a joint offering of a complete and seamless DDR memory interface solution. The combination of Eureka DDR controller and Dolphin physical interface (DDR PHY) transceiver provide chip designers a fully integrated and validated solution for high speed DDR2 and DDR3 memory interface integration.
Top Story
New Ultra Low-Power IP Core Targets Mobile Products Requiring HDMI(TM) or Mobile High-Definition Link (MHL(TM)) Interconnect to Digital Televisions
Top Story
Allegro announces it has signed a license agreement for its H.264/MPEG-4 AVC high-profile, high-definition hardware video encoding IP with another of the world’s top 10 IC vendors. Allegro’s H.264 encoding IP will be used in a complex System-On-Chip (SOC) for high-volume consumer applications.
Top Story
Intellectual property (IP) was a hot topic at the DesignCon show here last week, with frustration over the quality of IP and business models that are described as immature being knocked more than once.
Top Story
ARM has disclosed plans for processor cores to be introduced into its Cortex range, codenamed Swift and Sparrow. Swift is a low-cost, low-power follow-on to the Cortex M3 microcontroller and Sparrow is aimed at the real-time applications catered for by the Cortex-R family of cores.
Top Story
Silicon blocks for the emerging USB 3.0 interface and software tools to ease the job of power integrity design grabbed my attention on the show floor at DesignCon. Stephane Hauradou, co-founder and chief technology officer of PLDA Inc., gave a demo of his USB 3.0 block running in an FPGA with throughput of about 3.5 Gbits/s.
Top Story
Total revenues in Q4 2008 were a record $149.4 million, up 15% on Q4 2007. Q4 sterling revenues were £94.4 million, up 47% year-on-year. Total 2008 full-year revenues were also a record $546.2 million, up 6% on 2007. Full-year sterling revenues were £298.9 million, up 15% on 2007.
Top Story
The Athena Group, today announced the introduction of the TeraFire® F5200 cryptography microprocessor. Capable of tackling every mainstream PK cryptography algorithm - from RSA to Suite B - and area optimized for even the most challenging applications, the F5200 is the perfect security solution for embedded and mobile products.
Talk to us
Add your Products