Top Story
M2000 Inc. (Santa Clara, Calif.) a programmable logic intellectual property licensor founded in France in 1996 is about to launch what it describes as a "breakthrough" in programmable logic technology. The company claims that its technology will provide higher logic density, functionality and speed at less cost than competing solutions.
Top Story
In order to protect the security credentials embedded in the chip, designers use on-chip non-volatile storage of root-of-trust keys to shield the secret values from hackers. The combination of these capabilities with the hardware security engine offers a robust security perimeter on-chip to defeat all but the most determined hacker from penetrating the design.
Top Story
GDA Technologies’ offering of the HiGig core is an enhanced version of the current 10G Ethernet MAC core, adding a robust HiGig protocol feature. The basic transmission method utilizes the Preamble field of an Ethernet packet with four bytes of interpacket gap to allow HiGig ports to connect to other HiGig ports. GDA has already successfully implemented the system on Xilinx’s Virtex-5 FPGAs.
Top Story
Denali Software today announced that Mellanox's ConnectX Dual-Port 20Gb/s InfiniBand Host Channel Adapters (HCA) and dual port 10Gb Ethernet NICs for high-performance servers and storage have been designed to meet the latest specification for PCI Express (PCIe) 2.0 utilizing Denali's PureSpec™ verification IP product.
Top Story
ARC International today announced that it has acquired Alarity Corporation. Alarity is a privately held U.S. multimedia company that has a renowned team of close to 40 personnel based in St. Petersburg, Russia specializing in codec software, firmware, and advanced multimedia architectures.
Top Story
ARM today announced that on September 12, 2007, the United States District Court for the Eastern District of Texas, Marshall Division, passed a judgment of non-infringement in favor of ARM as to all claims asserted before that Court by TPL (Technology Properties Limited) in relation to US patent number 5,784,584 (’584).
Top Story
Synopsys today announced that its DesignWare® USB 2.0 nanoPHY IP achieved USB logo certification and its PCI Express (PCIe) PHY IP passed compliance testing when implemented in SMIC's popular 130-nm G process technology.
Top Story
The DDR PHY utilizes the DFI specification which defines a common interface between the conventional proprietary memory controller logic and DDR PHY designs, which reduces design and integration costs for developing DDR DRAM memory systems, and reduces overall time-to-market.
Top Story
The certified High-Speed USB PHY core runs at 2.5 volts and is compliant with the USB 2.0 standard, including 5 volt protection on the D+ D- ports. The unique analog programmability of the IP is a key feature that enables system-on-chip (SoC) designers to fine tune the complete system for optimized performance.
Top Story
Enabling system designers to dramatically extend the battery life of their handheld and portable designs, Actel Corporation today announced it has optimized the ARM® Cortex™-M1 processor core for its IGLOO family of field-programmable gate arrays (FPGAs).
Top Story
The California State Superior Court of Alameda County issued an Order on TSMC’s pre-trial motion for a preliminary injunction against SMIC on September 7, and the Order was made public on September 13, Pacific Time.
Top Story
Impinj has said its multitime programmable memory has been fabricated in 65-nm process technology by foundry Taiwan Semiconductor Manufacturing Co. Ltd.
Top Story
Profitable since its inception, PLDA is the world's largest PCI IP core vendor (Gartner; 2005), designing and selling a wide range of FPGA and ASIC interfacing solutions to some of the most widely recognized companies in the industry. PLDA’s successful PCI business model will be used as the basis for the successful launch of the new “Application IP” (AIP) division.
Top Story
S3 today announced the immediate availability of silicon results for its portfolio of high-performance, mixed-signal converter IP at the 65nm technology node. S3 is already delivering this IP to 2 of the top 10 global semiconductor companies.
Top Story
Configurability enables creation of power efficient cores. Energy PRO further reduces power consumption by as much as four fold. ARC's new Energy PRO technology is supported by hardware and software solutions, and integrated with a new low power EDA flow and libraries that have been specifically optimized to Energy PRO.
Top Story
Based on successful implementation of Barco Silex JPEG2000 cores on Xilinx® Virtex(TM)-5 FPGAs, the solutions significantly reduce the cost of broadcast and digital cinema initiative (DCI) archiving, post-production, distribution, and server systems.
Top Story
Atmel® Corporation and Lead Tech Design (LTD) announced today a collaboration to develop video systems-on-chip, based on Atmel's AT91CAP customizable microcontroller for their mutual clients, with video expertise and hardware and software IP blocks contributed by Lead Tech Design.
Top Story
Mentor Graphics Corporation today announced availability of PCI Express® (PCIe®) Controller and AMBA® Bridge intellectual property (IP) solutions for the rapid and cost-effective integration into ASIC and System-On-Chip (SoC) platforms.
Top Story
The two companies have collaborated and now offer highly adaptable PCI Express digital cores and PHY IP from Rambus, tightly integrated and verified with Cadence verification IP.
Top Story
MIPS Technologies Inc.'s $147 million acquisition last week of Chipidea Microelectronica S.A., a privately held supplier of analog and mixed-signal intellectual property, advances both companies' ambitions for transforming system-on-chip design.
Talk to us
Add your Products