Top Story
Virage Logic has acquired Impinj's leading solutions for logic NVM IP and added more than 50 Impinj patents to its already robust IP portfolio. In addition to the acquisition of assets, Virage Logic has hired approximately 30 former Impinj employees who were responsible for the company's logic NVM IP business.
Top Story
Fabless revenue totaled $13.4 billion, which grew 16 percent year-over-year and equated to 20 percent of the semiconductor sales total
Top Story
ARC's extensive portfolio of audio, video and imaging codecs are now packaged into annually licensable libraries. This helps simplify the planning of chip companies, allowing them to better meet the constantly changing requirements of evolving consumer electronics devices.
Top Story
The platform consists of the Veloce® family of hardware-assisted verification products and the iSolveTM PCI Express product, which provides a cost-effective and efficient solution, delivering a dynamic and accurate PCI Express verification environment.
Top Story
The MoSys 1T-SRAM Dual-Port Display macro is used as the display buffer memory mounted on the display (chip-on-glass) or on the connecting cable (chip-on-film or tape carrier package). By keeping the display buffer memory on the display itself, LG Electronics should reduce the challenges inherent in electromagnetic interference (EMI), while cutting overall display power consumption.
Top Story
The growth of the worldwide market for semiconductor intellectual property slipped back to a single-digit percentage in 2007, reflecting signs of maturity, less organic growth and more growth by acquisition, according to market research company Gartner.
Top Story
History will be the final judge of Michael J. Fister's decision to make a hostile bid for Mentor Graphics Inc.
Top Story
The DesignWare Verification IP supports all major simulators and verification languages including Verilog, SystemVerilog, VHDL and Vera, allowing designers to quickly and efficiently create a comprehensive SATA- based environment. In addition, the Verification IP for SATA delivers up to 5X performance improvement when used with Synopsys' VCS® simulation tool
Top Story
The transaction price represents a total enterprise value of $1.6 billion on a fully diluted basis, which reflects Mentor Graphics' net debt of $69 million.
Top Story
Combining user-defined functionality with Virage Logic’s high-capacity read-only memory (ROM) and NOVeA® Flash memory, emPROM provides secure, fully integrated embedded NVM for SoC designs requiring up to 16 Megabits of code storage and is manufactured on industry standard CMOS processes with no additional mask or process steps.
Top Story
Integration of AMBA AHB AVM 3.0 Ensures Availability of OVM Compliant High-Quality Verification IP for Advanced SystemVerilog Verification
Top Story
The single-port memory compiler utilizes advanced layout and circuit design techniques to provide up to 1GHz speed and keeps the same power and area requirement as generic memory solutions.
Top Story
The PCI-SIG I/O Virtualization (IOV) technology, which builds on the PCI Express (PCIe) protocol stack, reduces the system hardware requirements by enabling the simultaneous sharing of peripherals across multiple CPUs or operating systems.
Top Story
At DAC, Mark LaPedus, semiconductor editor from EE Times, caught up with Daniel McCranie, president, chief executive and chairman of Virage Logic Corp. In a video, McCranie talks about the outlook, challenges and trends in intellectual property (IP).
Top Story
Popular V1 Core Available at No Charge Through IPextreme for Altera's Cyclone(R) III FPGA; SOPC Builder-Ready Component Backed by Broad Ecosystem
Top Story
Duolog Technologies announced its new Spinner™ I/O fabric generation tool for automated, bug-free I/O fabric synthesis of complex SoCs.
Top Story
Imagination Technologies announced today that it has added NorDig-Unified 1.0.3.compliant DVB-T to its licensable receiver IP platform family.
Top Story
CAST and SoC Solutions recently proved the effectiveness of a new FPGA design capability from Synopsys’ Synplicity Business Group by developing a complete 32-bit processor-based system in just three and a half days.
Top Story
TSMC today introduced Reference Flow 9.0, the latest version of TSMC’s industry-leading design methodology to lower design obstacles, improve design margins, and increase yields of its 40nm process technology.
Top Story
ARM today announced the ARM® Mali™-400 MP scalable multiprocessor graphics solution, capable of delivering performance of up to 1G pixels per second and enabling licensees to serve multiple product markets with the same architecture, whilst retaining the flexibility to choose the optimum power, performance and area configuration for their application.