MIPI C-PHY/D-PHY Combo CSI-2 TX+ IP 4.5Gsps/4.5Gbps
Post Quantum ready Public Key Crypto HW acceleration library optimized for networking applications
MIL1553B IP Core
LPDDR Controller ASIL B Compliant for LPDDR5X/5/4X for automotive
Rain AI Unveils Andes Technology as Its RISC-V Partner
OPENEDGES' Memory Subsystem IPs Selected by ASICLAND for Next-gen AI Applications
NUMEM & IC'ALPS Collaborate to Develop an ultra-low-power SOC for Sensor and AI applications
Procrastination Is All You Need: Exponent Indexed Accumulators for Floating Point, Posits and Logarithmic Numbers
Creating SoC Integration Tests with Portable Stimulus and UVM Register Models
Why verification matters in network-on-chip (NoC) design
CEO Interview: Dr. Nikos Zervas of CAST
Failback Fails. Massive Failure!
New Armv9 CPUs for Accelerating AI on Mobile and Beyond
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.