12bit, 32 GSPS ADC Ultra Low Power
MIPI D-PHY Bidirectional 2 Lanes in GF (40nm, 28nm, 22nm)
MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
ASIL-B Ready ISO 26262 Certified VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
Qualitas Semiconductor's eDP RX PHY IP v1.5a is Ready for Mass Production
Expedera Raises $20M Series B Funding Round Led By indie Semiconductor
Andes Technology and Arteris Partner To Accelerate RISC-V SoC Adoption
Why verification matters in network-on-chip (NoC) design
Functional Safety for Control and Status Registers
An Introduction to Post-Quantum Cryptography Algorithms
Rambus CXL IP: A Journey from Spec to Compliance
Keynote: Charting the AI-Powered Transformation in the Semiconductor Industry
Semiconductor Manufacturers Must Adapt to Shifting Landscape
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.