Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Aldec, Inc.

Headline       Sign Up for SoC News Alert Publication
  • Aldec Releases Riviera-PRO(TM) 2008.02 with VHDL 2007, SystemC 2.2 and SystemVerilog (DPI)
    		• Feb. 25, 2008
  • Aldec and Actel Deliver Co-verification Solution for ARM-based FPGA Design
    		• Mar. 12, 2007
  • Aldec and Synplicity Partner on Encrypted IP Flow
    		• Jul. 10, 2006
  • Aldec Granted New Patent on Automatic ASIC Prototyping
    		• May. 23, 2006
  • Aldec Releases Integrated SystemC Debugging Environment with Assertion-Based Verification
    		• Dec. 27, 2004


    Previous Headlines:
    2008JanFebMarAprMayJunJulAug    
    2007JanFebMarAprMayJunJulAugSepOctNovDec
    2006JanFebMarAprMayJunJulAugSepOctNovDec
    2005JanFebMarAprMayJunJulAugSepOctNovDec
    2004JanFebMarAprMayJunJulAugSepOctNovDec
    2003JanFebMarAprMayJunJulAugSepOctNovDec
    2002JanFebMarAprMayJunJulAugSepOctNovDec
    2001JanFebMarAprMayJunJulAugSepOctNovDec
    2000JanFebMarAprMayJunJulAugSepOctNovDec
    1999JanFebMarAprMayJunJulAugSepOctNovDec